Here, we report on a pentacene-based, nonvolatile transistor memory device with poly(4-vinyl phenol) (PVP):[6,6]-phenyl-C 61 butyric acid methyl ester (PCBM) nano-composite films as the charge storage site. Incorporation of PCBM molecules into PVP dielectric materials as charge storage sites for electrons resulted in a reversible shift in the threshold voltage (V Th ) and reliable memory characteristics. The characteristics of the pentacene memory device were as follows: a relatively high field-effect mobility ( FET ) (0.2 -0.3 cm 2 V À1 s À1 ) with a large memory window (ca. 20 V), a high on/off ratio ($10 4 ) during writing and erasing with application of an operating gate voltage of 60 V for a short duration time ($1 ms), and a retention time of about 40 h. #
Introduction
Organic electronics are receiving considerable attention as an emergent technology owing to their potential to realize various electronic devices on flexible and conformable substrates via solution-processible, cost-effective methods. Because of their unique light-emitting, photosensitive, and charge-transport properties, conjugated molecules enable the design of electronic devices, such as organic light-emitting diodes (OLEDs), organic photovoltaic (OPV) cells, and organic field-effect transistors (OFETs). [1] [2] [3] Organic nonvolatile memory (ONVM) is a key element in the broad area of organic electronics, and it can be applied to various commercial applications that require low-cost storage of information. 4, 5) One example is low-cost, passive radiofrequency identification (RFID) for item-level tagging on plastic substrates. Most research has focused on two types of ONVM device geometry: the diode or transistor configuration. In diode-type memory, electrical bistability (highand low-current states) is used for memory characteristics (on and off states). The high-and low-current states are achieved by a resistance difference in the active materials that is due to changes in either certain intrinsic properties or film morphology, such as charge transfer, phase or conformation change, oxidation-reduction, and generation of nanosized pinholes that act as current pathways in response to an applied electric field. [6] [7] [8] [9] Conjugated molecules or metal nanoparticle-organic composites are the materials most frequently used as switchable resistive materials, which are sandwiched by two metal electrodes.
Compared with diode-type organic memory, organic transistor-type memory arises from field-effect current modulation by either spontaneous polarization in the ferroelectric gate dielectric layer or trapped charges in the chargeable gate dielectric material or in the floating-gate metal electrode. [10] [11] [12] [13] [14] [15] Therefore, organic memory devices that use transistor configuration are more attractive than other types of device because of their nondestructive readout, structural compatibility with conventional complementary metal oxide semiconductor (CMOS)-like circuits, absence of cross-talk problems, and single transistor applications in aspects of stable information storage, device integration, and scalability. 5) A few attempts to develop transistor-type memory have been reported, but the resulting devices showed very basic memory characteristics and require significant improvement prior to commercialization. [11] [12] [13] Recently, we have demonstrated stable, longretention time, and nonvolatile transistor-type memory devices that use a chargeable gate dielectric material, i.e., a polymer electret, in OFETs. 14, 15) However, many challenges must be overcome before these memory devices can be used in real applications. A major obstacle to the development of functional organic transistor-type memory devices is the difficulty associated with fabricating the thin, robust gate dielectric films that are used as the active memory layers and that provide a relatively high operating voltage (>70 V).
Herein, we demonstrate an OFET-type nonvolatile memory device based on poly(4-vinyl phenol) (PVP): [6, 6] phenyl-C 61 butyric acid methyl ester (PCBM) nano-composite films. The operating voltage of the OFET-type memory device was effectively reduced by use of a PVP:PCBM blended film as the chargeable layer owing to the high capacitance of the dielectric film and the high electronwithdrawing property of PCBM. Bottom-gate/top-contact pentacene OFETs were fabricated on the PVP:PCBM composite film that was used as the chargeable gate dielectric material (Fig. 1) . By blending PCBM molecules into PVP film, the threshold voltage (V Th ) of the pentacene FET devices could be reversibly and systematically controlled by application of external gate fields. The reversible shift in the V Th , which primarily originated from the trapping of negative charges in the imbedded PCBM molecules, could be utilized as either a memory characteristic or a way to tune the transistor operation mode. The characteristics of the pentacene FET with the PVP:PCBM composite film were as follows: a reliable field-effect mobility ( FET ) (0.25 -0.3 cm 2 V À1 s À1 ) with a large memory window (ca. 20 V), a high on/off ratio (>10 4 ) during writing and erasing with application of an operation voltage of 60 V for a relatively short duration time ($1 ms), and a retention time of 40 h.
Experimental Methods
A prime-grade silicon wafer (n þ -Si) with a 100-nm-thick, thermally grown silicon oxide film was used as the substrate after cleaning by ultrasonication in deionized water, acetone, and isopropanol for 10 min each. Pentacene (Sigma-Aldrich), PCBM (Rieke Metal), and PVP (Sigma-Aldrich) were purchased and used without further purification (Fig. 1) . PCBM was selected as the electron-trapping material owing to the strong electron-withdrawing capability of the fullerene (C 60 ) moiety. For the chargeable layer, PCBM was blended with PVP in anhydrous toluene with 1 : 7 weight ratios, and the PCBM/PVP blend was agitated overnight to ensure complete mixing. The blended solution was used to coat nano-floating-gate film via spin-coating (2000 rpm, 60 s), and the PVP:PCBM films were dried at 90 C overnight in a vacuum.
For the active channel layer of the transistors, a pentacene thin film (ca. 50 nm) was deposited on the substrate at a rate of 0.2 -0.3 Å s À1 via thermal evaporation at room temperature and under high vacuum (<10 À6 Torr). Finally, gold (Au) source/drain electrodes were thermally deposited using a metal shadow mask, which had a channel width/length (W=L) ratio of 1 mm/50 mm. The electrical characteristics of the OFET-memory devices were measured using a Keithley 4200-SCS at room temperature in the dark and under nitrogen. Capacitance-voltage (C-V) characteristics were measured using an Agilent 4284A LCR meter at 100 kHz.
Results and Discussion
Figures 2(a) and 2(b) show typical transfer characteristics for the pentacene FET devices with the PVP or PVP:PCBM composite films. We fabricated a pentacene FET that contained only the PVP film as a reference device to examine the role of PCBM in the transistors and its effect on the memory characteristics. The performance and characteristics of the two transistors were very similar. The only notable difference was that the PVP:PCBM devices had a slightly greater off-current and a larger hysteresis between the forward and reverse gate bias scans. Device parameters such as the FET , V Th , subthreshold slope (SS), and on/offcurrent ratio (I on =I off ) are summarized in Table I . All the transistor parameters were calculated in either the saturation or linear regime using the standard formalism for FETs. 16) The OFETs had similar FET values of approximately 0.2 -0.3 cm 2 V À1 s À1 . This result indicates that the addition of PCBM molecules to the PVP film had no effect on the pentacene FET performance, despite the slightly greater offcurrent and hysteresis in the transfer curves.
The dielectric capacitance of the PVP and PVP:PCBM layers was measured at a frequency of 100 kHz. The amount of electric charge stored (or separated) for a given electric 
where, d, " 0 , A, C SiO 2 , and C PVP are the thickness of the dielectric layer, the permeability of the vacuum, the active area of the electrode, and the capacitances of SiO 2 and PVP, respectively. The measured " r values of the PVP and PVP:PCBM films were 4.96 and 8.46, respectively. Thus, the " r was increased by approximately 2-fold by the insertion of a small amount of PCBM into the PVP polymer dielectric matrix, thereby increasing the charge-storage capability of the dielectric layer. An external gate bias (V g ) was applied to cause reversible shifts in V Th , which can be used for writing and erasing. The reversible shifts in V Th were measured to determine if the ONVM characteristics were adequate. The pentacene FET devices that were comprised of a second PVP dielectric layer on 100-nm-thick SiO 2 exhibited irreversible V Th shifts in only the negative direction after the application of an external V g of À60 V. The V Th was not significantly shifted in the positive direction by the application of a V g of 60 V. The irreversible V Th shifts can be explained by the large number of mobile hole carriers that were transferred and trapped at the interface and/or bulk of the PVP dielectric layer owing to the application of a negative V g . By contrast, there was no injection and trapping of negative charges from the pentacene film into the PVP layer. The V Th was shifted further in the negative direction by subsequent application of a negative V g , but the magnitude of the shift ($2:5 V) was less than the initial change ($10 V). The pentacene FETs with a PCBM-embedded PVP dielectric layer showed a shift in the transfer curves following the application of an external V g that differed significantly from the results obtained with the PVP-only device. The pentacene FETs with a PVP:PCBM dielectric layer showed a very reliable reversible V Th shift after the application of a positive or negative external V g . The initial transfer curve was markedly shifted in the positive direction by 20 V after the application of V g ¼ 60 V for a short duration ($1 ms). Thereafter, the application of a negative V g of À60 V caused the positively shifted transfer curve to return to its original position. This result can be explained as follows: Insertion of PCBM into the PVP layer enabled negative charge storage in the second gate dielectric layer. The strong electron-withdrawing capability of PCBM caused a large V Th shift in the positive direction. The additional negative shift in V Th ($ 5 V) shown in Fig. 3(b) was caused by a negative V g that was greater than that required to cause V Th to return to the original position. Therefore, the position of the transfer curve in the off-current state could be controlled by selection of the proper applied V g . The reversible shifts of V Th were quite 
PVP ( reliable and reproducible over the duration of the retention time of the memory device. The time required for the oncurrent to decrease to 50% of its initial value, the retention time, was estimated to be more than 40 h by extrapolation of the obtained on-current state curve.
The proposed operating mechanism for OFET-type nonvolatile memory devices that use organic nanocomposite films as the charge storage layer is described in Fig. 4 . C 60 moieties in the PCBM molecules that are embedded in the PVP film have a strong electron-withdrawing capability. Therefore, the negative charges that are transferred from the organic semiconductor (pentacene) to the PVP layer by the application of a high external V g can be efficiently trapped in the C 60 units. Subsequently, the effects of the second applied V g are modulated by the charges that are trapped in the PVP:PCBM layer. As shown in Fig. 3(c) , the mobility was slightly decreased by ca. 0.04 cm 2 V À1 s À1 after writing and erasing processes, thus, it is indicated that the trapped electrons in PCBM molecules slightly trap the mobile holes due to the Coulomb interaction. However, the mobility change is very small; thus, the electrons can be considered to be mostly trapped in and detrapped from the C 60 units of PVP:PCBM layer. These electrons presumably accumulate holes at the interface of pentacene/PVP, which induced the V Th shifts in the transfer curves of the OFET device. In addition, the V Th of the OFET changes by the amount described by the equation, ÁV Th ¼ ÀQ t =C i , where ÁV Th , Q t , and C i are the shifts in V Th , the charge trapped in the gate dielectric layer, and the total capacitance of the gate dielectric materials, respectively. By sensing the two different drain current states (high-and low-current states) in the memory window, organic nano-floating-gate transistor memory can be utilized for ONVM.
The magnitude of V Th that resulted from the application of external V g to pentacene FETs with PVP:PCBM films is shown in Fig. 5(a) . The initial value of V Th (À10 V) was markedly shifted in the positive direction by approximately 15 V after the application of a V g of 60 V. The decay curves for the on-and off-drain current over time are displayed in Fig. 5(b) . The initial on/off current ratio was about 10 4 . Initially, the on-current decayed rapidly, but the rate of decay was subsequently decreased. The measured retention time of our ONVM device was approximately 40 h. The primary advantage of using a PVP:PCBM nanocomposite film as the charge storage layer is that the high capacitance of PCBM allows the use of an operating voltage that is lower than that required by polymer electret-only devices.
15) The operating voltage could be even further reduced by using a thinner SiO 2 dielectric layer. 14) 
Conclusions
In conclusion, we successfully demonstrated an OFETtype nonvolatile memory device that used PVP:PCBM nanocomposite films as the charge storage layer, and the operating mechanism was discussed in detail. Incorporation of PCBM molecules into PVP dielectric films as charge storage sites for electrons resulted in both a reversible shift in the threshold voltage (V Th ) and reliable memory characteristics. Our pentacene-based ONVM exhibited both a large memory window ($20 V) and a relatively long retention time ($40 h). We expect that both the retention time and operating voltage could be improved by the use of more hydrophobic polymers in the second dielectric layer and by optimization of the ratio of the composite. 
